
浏览全部资源
扫码关注微信
Published:2006,
扫 描 看 全 文
詹瑾瑜,熊光泽,桑楠.一种针对SoC的嵌入式系统软/硬件协同综合算法[J].工程科学与技术,2006,38(1):109-114.
Hardware/software Co-synthesis for SoC Design. [J]. Advanced Engineering Sciences 38(1):109-114(2006)
中文摘要: 嵌入式系统是软件和硬件共存的系统,多数功能部件可以由软件来完成,也可以由硬件来完成,为了综合考虑系统功能和多项性能指标(如成本、硬件面积、功耗和时间性等)来合理划分系统,提出了一种针对SoC的嵌入式软/硬件协同综合方法,建立了对应的数学模型,将嵌入式系统软/硬件协同综合问题转换成为有向图中求最优路径问题,并用条件遍历法得出整个解空间上的可行解。本方法能够同时评价多项性能指标,融入了SoC设计IP核与软件构件重用的思想,是一种自动方法,克服了传统方法的缺陷。通过一个PDA手机平台音频和视频发方系统的实际例子证明了本方法的实用性和有效性。
Abstract:Embedded systems are composed of hardware and software. Many functions of the systems can be realized by either software or hardware. In order to partition the system according to function and performance requirements
such as cost
size
power consumption and timing
a hardware/software co-synthesis for SoC design was proposed
the corresponding mathematical model was presented
hardware/software co-synthesis was translated into optimal paths of directed graphs
and the feasible solutions were got in the whole solution space by conditional traversal. This method
which evaluates many performance factors and works in reuse of IP cores and software components
worked automatically and overcame the deficiency of the traditional methods. Finally
an example of the sender of audio and video subsystem of a PDA platform illustrated the practicability and effectiveness of the approach.
SoC协同综合划分IP核软件构件
SoCco-synthesispartitionIP coresoftware component
Haase J.Design methodology for IP providers[C]//Proc.DATE 1999:728-732.
Gupta R,Micheli G D.Hardwarc-software cosynthesis for digital systems[J].IEEE Design & Test of computers,1993,26(4):29-41.
Ernst R,Henkel J,Benner T,et al.The COSYMA environment for hardware/software cosynthesis of small embedded systems[J].Microprocessors and Microsystems,1996,20(3):159-166.
Henkel J,Ernst R.High-level estimation techniques for usage in hardware/software co-design[C]//Proc of IEEE/ACM Asia and South Pacific Design Automation Conference,1998:353-360.
Eles P,Peng Z,Kuchcinski K,et al.System level hardware/software partitioning based on simulated annealing and Tabu search[J].Design Automation Embedded System,1996,2(3):5-32.
Filbo F C,Maciel P,Barros E.A peri net based approach for hardware/software partiaoning[J].Integrated Circuits and Systems Design,2001,15(7):72-77.
Daniel R,Peter S,Paul S.A detailed cost model for concurrent use with hardware/software co-design[C]// Proc of the 39th Conference on Design Automation,2002:269-274.
Levman J,Khan G,Alirezaie J.Hardware-software co-synthesis of partially re-configurable embedded systems optimized for reduced power consumption[C]//Proc.of the IEEE Canadian Conference on Electrical and Computer Engineering,2003:1835-1840.
Parameswaran S.Code placement in hardware/software co-synthesis to improve performance and reduce Cost[C]//Proc of Design,Automation and Test in Europe,2001:626-632.
Doboli A.Integrated hardware/software co-synthesis for design of embedded systems under power and latency constrains[C]//Proc of Design,Automation and Test in Europe,2001:612-619.
Levrnan J,Khan G,Alirezaie J,et al.Hardware-software cosynthesis of partially re-configurable embedded systems optimized for reduced power consumption[J].Electrical and Computer Engineering,2003,5(3):1835-1840.
Vestias M P,Neto H C.System-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures[C]//Proc of the 13th IEEE International Workshop on Rapid System Prototyping,2002:130-137.
0
Views
6
下载量
8
CNKI被引量
Publicity Resources
Related Articles
Related Author
Related Institution
京公网安备11010802024621